

<b>Notice of References Cited</b>		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		09/697,305	YOSHIDA ET AL.	
		Examiner	Art Unit	Page 1 of 1
		Joseph D. Torres	2133	

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,204,633	05-1980	Goel, Prabhakar	714/738
	B	US-5,587,930	12-1996	Hori et al.	702/185
	C	US-5,414,716	05-1995	Bershteyn, Mikhail	714/738
	D	US-5,737,340	04-1998	Tamarapalli et al.	714/733
	E	US-5,544,308	08-1996	Giordano et al.	714/26
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ruiz, G.; Mitchell, J.; Buron, A.; Switch-level fault detection and diagnosis environment for MOS digital circuits using spectral techniques; IEE Proceedings E [see also Computers and Digital Techniques, IEE Proceedings-] Computers and Digital Techniques,
	V	Mahlstedt, U.; Alt, J.; Hollenbeck, I.; Deterministic test generation for non-classical faults on the gate level; Proceedings of the Fourth Asian Test Symposium, 23-24 Nov 1995, Page(s): 244 -251
	W	Smith, D.T.; Johnson, B.W.; Profeta, J.A., III; System dependability evaluation via a fault list generation algorithm; IEEE Transactions on Computers, Volume: 45 Issue: 8, Aug 1996, Page(s): 974 -979
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.